

**COURSE INFORMATION**

1	.	<b>Name of Course</b>	Computer Architecture and Organisation	
2	.	<b>Course Code</b>	TAO1221	
3	.	<b>Type of Course</b> (e.g. : Core, major, elective etc.)	Common Core for B.IT (Hons) Data Communications and Networking B.IT (Hons) Information Technology Management B.IT (Hons) Artificial Intelligence B.IT (Hons) Security Technology B.Sc (Hons) Bioinformatics	
4	.	<b>Synopsis</b>	This subject provides introduction to system bus design, interrupts, organization of registers, study of instruction cycle and pipelining, study of arithmetic and logic unit with integer and floating-point arithmetic algorithms, study of hardwired and micro-programmed control unit, and study of instruction set characteristics, functions, formats, addressing modes	
5	.	<b>Version</b> (State the date of the Senate's approval - previous and the current approval date)	Current: Aug 2017 Previous: June 2014	
6	.	<b>Name(s) of Academic Staff</b>	Mohd Fikri Azli bin Abdullah	
7	.	<b>Semester and Year Offered</b>	Trimester 2, Year 1	
8	.	<b>Credit Value</b>	4	
9	.	<b>Pre-Requisite</b>	None	
10	.	<b>Objective of the course in the programme:</b>	This course provides thorough discussions on the fundamentals of computer organization and architecture and relates this to contemporary design issues. This will cover system buses, structures and functions of different central processing units, control units, characteristics and functions of different instruction sets, addressing modes, memory, input/output, parallel processing and multi-core computing.	
11	.	<b>Justification for including the course in the programme:</b>	This course will cover historical development of computers and evolution of Intel multi-core processors and IBM power processors. Topics such as elements of system bus design, interrupts, organization of registers (with Intel 8085, Intel 8086, and Motorola 68000 microprocessors as examples), study of instruction cycle and pipelining, study of arithmetic and logic unit with integer and floating-point arithmetic algorithms, study of hardwired and micro-programmed control unit, and study of instruction set characteristics, functions, formats, addressing modes (with Intel 8085 and Intel 8086 as examples) will be included	
12	.	<b>Course Learning Outcomes (CLO)</b>	<b>Domain</b>	<b>Level</b>
	1	<b>CL O1:</b> Describe the evolution of computer architectures.	Cognitive	1
	2	<b>CL O2:</b> Identify and explain the structures and functions of the primary components of computer such as system buses, registers, ALU, control unit, memory, input-output devices and also the characteristics of instructions sets of typical microprocessors.	Cognitive	2
	3	<b>CL O3:</b> Demonstrate the ability to write simple assembly language programs and also programs for the programmable peripheral interface device with different interfacing techniques.	Cognitive	3

	<b>CL O4:</b> Construct the best solution and organization of single processor systems, symmetric multiprocessors clusters, non-uniform memory access and chip-level multiprocessors in response to problems associated with computer architectures.		Cognitive		3									
1 3	<b>Mapping of the Course Learning Outcomes to the Programme Learning Outcomes, Teaching Methods and Assessment:</b>													
	<b>Course Learning Outcomes (CLO) (Must tally with CLOs in item 12)</b>	<b>Programme Learning Outcomes (PLO)</b>										<b>Teaching Methods</b>	<b>Assessment Method</b>	
		PLO1	PLO2	PLO3	PLO4	PLO5	PLO6	PLO7	PLO8	PLO9	PLO10			PLO11
	CLO1	✓											Lecture/Lab	Written Test /Final/ Lab submission
	CLO2		✓										Lecture/ Lab	Written Test /Final/ Lab submission
	CLO3						✓						Lecture/ Lab	Written Test /Final/ Lab submission
	CLO4							✓					Lecture/ Lab	Written Test /Final/ Lab submission
	<b>Total</b>	<b>1</b>	<b>1</b>				<b>1</b>	<b>1</b>					<i>Indicate the relevancy between the CLO and PLO by ticking "☐" the appropriate relevant box (This description must be read together with standards 2.1.2, 2.2.1, and 2.2.2 in Area 2 – pages 16 &amp; 18 of COPPA 2.0)</i>	
1 4	<b>Transferable Skills:</b>													
	Teamwork, Problem solving and Technical skills													
1 5	<b>Distribution of Student Learning Time (SLT)</b>													
	<b>Course Content Outline</b>	<b>**CLO</b>	<b>Teaching and Learning Activities</b>				<b>Guided Learning (NF2F)*</b>	<b>Independent Learning (NF2F)*</b>	<b>Total SLT</b>					
			<b>Guided Learning (F2F)*</b>											
			<b>* L</b>	<b>* T</b>	<b>* P</b>	<b>* O</b>								
	<b>1 Introduction</b> Brief History of Computers, Designing for Performance, Pentium and PowerPC Evolution, Computer Component, Computer Functions, Interconnection Structure, Bus Interconnection and PCI	<b>CLO 1</b>	6		4	1		11	22					
	<b>2 CPU structure and function</b> Processor Organization, Register Organization, The Instruction Cycle, Instruction Pipelining, processors, Micro-operations, Control of The Processor	<b>CLO 2</b>	6		4	1		11	22					
	<b>3 Computer Arithmetic</b> The Arithmetic and Logic Unit (ALU), Integer representation, Integer arithmetic, Floating-Point Representation, Floating-Point Arithmetic	<b>CLO 2</b>	6		4	1		11	22					

	<b>4 Instruction Set Design</b> Machine Instruction Characteristics, Types of Operands, Type of Operations, Data Types and Operation Types, Addressing, Instruction Formats, Processor Addressing Modes and Instruction Formats	<b>CLO 3</b>	6	4	1		11	22
	<b>5 Memory System Architecture</b> Computer Memory System Overview, Semiconductor Main Memory, Cache Memory, Cache Organization, Advanced DRAM Organization	<b>CLO 2</b>	4	4	1		9	18
	<b>6 Input/ Output</b> External Devices, I/O Modules, Programmed I/O, Interrupt Driven I/O, Direct Memory Access, I/O Channels and Processors, The External Interface.	<b>CLO 3</b>	4	4			8	16
	<b>7 Introduction to Advanced Computer Architecture</b> Multiple Processor Organizations, Symmetric Microprocessors, Cache Coherence and the MESI Protocol, Clusters, Non-uniform Memory Access.	<b>CLO 4</b>	4	2			6	12
							<b>Total SLT</b>	<b>134</b>
<b>SUMMATIVE ASSESSMENT</b>								
<b>1. Continuous Assessment</b>			<b>Percentage %</b>			<b>Total SLT</b>		
Lab submissions			25%					
Written test			25%			6		
<b>Total SLT for Continuous Assessment</b>							<b>6</b>	
<b>2. Final Assessment</b>			<b>Percentage %</b>			<b>Total SLT</b>		
Final Exam			50%			<b>F2F</b>		<b>ILT</b>
						2		18
<b>Total SLT for Final Assessment (F2F + NF2F)</b>							<b>20</b>	
<b>Grand Total</b>			<b>100%</b>			<b>160</b>		
<p><b>**Indicate the CLO based on the CLO's numbering in Item 12.</b>  <b>*L= Lecture, *T= Tutorial, *P= Practical, *O= Others, F2F*= Face to Face, NF2F*= Non Face to Face</b></p>								
1 6	<b>Identify Special Requirement to Deliver the Course (e.g., software, nursery, computer lab, simulation room):</b>							
1 7	<b>Main References:</b> William Stallings, (2016). Computer Organization and Architecture, 10th Edition, Prentice Hall							
1 8	<b>Additional References:</b> Miles Murdocca, Vincent P. Heuring, (1999). Principles of Computer Architecture, First Edition, Engineering/Science/Mathematics. Andrew S. Tanenbaum, (2012). Structured Computer Organization, Sixth Edition, Engineering/Science/Mathematics. Patterson, D. and Hennessy, J. (2013). Computer Organization & Design - The Hardware/Software Interface, 5th Ed., Morgan Kaufmann Publishers. Gaoengar, (2002). Microprocessors: Architecture, Programming and Applications with 8085, 5th Ed., John Wiley & Sons.							

**Not  
e:**

	Cells shaded light grey contain formulas / fixed values. Edit these formulas only if needed.
--	--